
HELIX: Automatic Parallelization of Irregular Programs for Chip Multiprocessing

Simone Campanoni, Timothy M. Jones, Glenn Holloway Vijay Janapa Reddi, Gu-Yeon Wei, David Brooks





- A simple idea
- Single loop parallelization
- Loop selection
- Evaluation
- Conclusion

A B +
 A B +
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

æ

Extraction of Thread-Level-Parallelism (TLP)

イロト イヨト イヨト イヨト

Э

Extraction of Thread-Level-Parallelism (TLP)

• In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow

A D > A D > A D
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

æ

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

A ₽

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time




- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow




1986

2005

Time




A ₽






- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow











- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time



Time




- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: ↑ software development time






- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time





- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time






- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time




Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time





- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow



Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

Is there a way to achieve all of these?

Speedup increases with number of cores

Applicable to a broader set of programs

Speedup are stable on inter-core communication delay

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

Is there a way to achieve all of these?

Speedup increases with number of cores

Applicable to a broader set of programs

Speedup are stable on inter-core communication delay

Produce predictable speedup

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

Applicable to a broader set of programs

Speedup are stable on inter-core communication delay

Produce predictable speedup

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

General purpose technique

Speedup are stable on inter-core communication delay

Produce predictable speedup

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

General purpose technique

Speedup are stable on inter-core communication delay

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

General purpose technique

DOACROSS < Stability of speedup < DSWP

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

General purpose technique

DOACROSS < Stability of speedup < DSWP

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores

General purpose technique

 $\mathsf{DOACROSS} < \mathsf{Stability} \text{ of speedup} < \mathsf{DSWP}$

Inter-core communication \Rightarrow

Extraction of Thread-Level-Parallelism (TLP)

- In multicore era: \Uparrow performance \Leftrightarrow TLP \Uparrow
- Manual approach: \Uparrow software development time

Main automatic approaches proposed:

HELIX

Speedup increases with number of cores


General purpose technique

DOACROSS < Stability of speedup < DSWP

Inter-core communication \Rightarrow private cache access hit

- General purpose technique
- Predictable speedup
 - Avoid slowdown
- $|\text{threads}| \le |\text{loop iterations}|$


- General purpose technique
- Predictable speedup
 - Avoid slowdown
- $|\text{threads}| \le |\text{loop iterations}|$
 - TLP extracted between loop iterations
 - Iterations grouped on modular value



∃ >


Image: A mathematic state in the state in

- General purpose technique
- Predictable speedup
 - Avoid slowdown
- $|\text{threads}| \le |\text{loop iterations}|$
 - TLP extracted between loop iterations
 - Iterations grouped on modular value
- Automatic selection of loops



< 17 >

- General purpose technique
- Predictable speedup
 - Avoid slowdown
- $|\text{threads}| \le |\text{loop iterations}|$
 - TLP extracted between loop iterations
 - Iterations grouped on modular value
- Automatic selection of loops
- Easy to implement



< 17 →

- General purpose technique
- Predictable speedup
 - Avoid slowdown
- $|\text{threads}| \le |\text{loop iterations}|$
 - TLP extracted between loop iterations
 - Iterations grouped on modular value
- Automatic selection of loops
- Easy to implement



- Motivation
- A simple idea
- Single loop parallelization
- Loop selection
- Evaluation
- Conclusion

æ

A Simple Idea

```
for (...){
    1: a = update(a);
    2: work1(a);
    3: b = update(b);
    4: work2();
}
```

• A simple program


Э

A Simple Idea

• Loop-carried data dependences

Image: A math the second se


A Simple Idea



• Idea: exploit independent instructions

< D > < B >


A Simple Idea



• Idea: exploit independent instructions and

< D > < B >

A Simple Idea




• Idea: exploit independent instructions and

parallelism among sequential segments

Image: A match a ma

A Simple Idea



• Idea: exploit independent instructions and

parallelism among sequential segments

Image: A match a ma

Problem: amount of synchronization required increases drastically!

Overhead

Signalling

Notify threads

Optimizations

Adopted solutions

Simone Campanoni HELIX 9/26

・ロン ・部と ・ヨン ・ヨン

æ

Overhead

Signalling

Notify threads

Optimizations

Adopted solutions

• New code analysis to reduce the number of signals to send

< D > < B >

æ

Overhead

Signalling

Notify threads

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel
- Automatic selection of loops

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Approach

• Select loops to parallelize

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel
- Automatic selection of loops

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Approach

- Select loops to parallelize
 - Light profile based selection

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel
- Automatic selection of loops

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Approach

- Select loops to parallelize
 - Light profile based selection
- Parallelize one loop at a time

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel
- Automatic selection of loops

Overhead

Signalling

Notify threads

Sequential code

Code that must execute in loop-iteration order

Data forwarding

Forward data between threads

Approach

- Select loops to parallelize
 - Light profile based selection
- Parallelize one loop at a time
 - Each loop uses all cores decided at compile time

Automatic

Adopted solutions

Optimizations

- New code analysis to reduce the number of signals to send
- Code scheduling and use of SMT to reduce the delay per signal
- Code scheduling
- Execution of \neq segments in parallel
- Automatic selection of loops

- Motivation
- A simple idea
- Single loop parallelization
- Loop selection
- Evaluation
- Conclusion

< 🗗 ▶


н

æ

Simone Campanoni HELIX 11/26


・ロト ・回ト ・ヨト


문 > 문



・ロト ・四ト ・ヨト ・ヨト

æ






• The code is scheduled to minimize time spent \in prologue

- Reason: prologue is executed in loop-iteration order
- Best case: single exit controlled by an induction variable


Step 2: Identifying data dependences to satisfy



 \bullet The code is scheduled to minimize time spent \in prologue

- Reason: prologue is executed in loop-iteration order
- Best case: single exit controlled by an induction variable


Step 3: Starting next iterations



 \bullet The code is scheduled to minimize time spent \in prologue

- Reason: prologue is executed in loop-iteration order
- Best case: single exit controlled by an induction variable

Step 3: Starting next iterations



 \bullet The code is scheduled to minimize time spent \in prologue

- Reason: prologue is executed in loop-iteration order
- Best case: single exit controlled by an induction variable

Simone Campanoni HELIX 12/26

<- ↓ ↓ < ≥ >

프 > 프

For every $d = (a, b) \in D_{Data}$:

•

Simone Campanoni HELIX 12/26

イロト イヨト イヨト

< ∃ >

For every $d = (a, b) \in D_{Data}$:

٠

• Instructions *Wait(d)* are inserted as late as possible


A (1) < (1) < (1) </p>

For every $d = (a, b) \in D_{Data}$:

- Instructions *Wait(d)* are inserted as late as possible
- Instructions Signal(d) are inserted as early as possible

For every $d = (a, b) \in D_{Data}$:

- Instructions *Wait*(*d*) are inserted as late as possible
- Instructions Signal(d) are inserted as early as possible




(日) (部) (E) (E)

æ

For every $d = (a, b) \in D_{Data}$:

- Instructions *Wait*(*d*) are inserted as late as possible
- Instructions Signal(d) are inserted as early as possible




・ロト ・回ト ・ヨト ・ヨト

3

For every $d = (a, b) \in D_{Data}$:

- Instructions *Wait(d)* are inserted as late as possible
- Instructions Signal(d) are inserted as early as possible




・ロト ・回ト ・ヨト ・ヨト

3

Step 5: Minimizing Sequential Segments

Method inlining and code scheduling applied



イロト イヨト イヨト イヨト

æ

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

A D > A D > A D
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

æ

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

• intra- and inter-data dependences


Theorem

Let G = (N, E) be a data dependence redundance graph and let $N_{to-synch} \subseteq N$ be the set of dependences that includes every node without incoming edges and one node per cycle of G. Synchronizing the set $N_{to-synch}$ synchronizes the entire set of dependences N.

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

• intra- and inter-data dependences




æ

< 17 >

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals


• intra- and inter-data dependences



Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

• intra- and inter-data dependences




< A >

Steps 6 and 7

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

• intra- and inter-data dependences




< 17 > <

Steps 6 and 7

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

- intra- and inter-data dependences
- $\bullet~80\%-98\%$ of signals sent removed




< A >

Steps 6 and 7

Step 6: Minimizing Signals

New analysis developed to minimize redundancy of signals

- intra- and inter-data dependences
- 80% 98% of signals sent removed




Step 7: Inserting Inter-Thread Communication

New analysis to minimize loads and stores of shared locations

Simone Campanoni HELIX 14/26

<ロ> (日) (日) (日) (日) (日)



----> Signal

・ロト ・回ト ・ヨト ・ヨト

Э








Image: A (a) > A (


< ∃ >













• Observation: sequence of sequential segments **predictable**



- Cache memories are pull systems
- Solution: couple helper threads for signal prefetching
- Observation: sequence of sequential segments predictable



- Cache memories are pull systems
- Solution: couple helper threads for signal prefetching
- Observation: sequence of sequential segments predictable

- Motivation
- A simple idea
- Single loop parallelization
- Loop selection
- Evaluation
- Conclusion

< 🗗 ►



HELIX approach

Simone Campanoni HELIX 16/26

・ロト ・回ト ・目と

문 문 문



HELIX approach

• Each loop \in program is analyzed independently

A D > A D > A D
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A



HELIX approach

- \bullet Each loop \in program is analyzed independently
- The program is analyzed to identify the most profitable loops

< 17 >

Assumption

Simone Campanoni HELIX 17/26

・ロト ・四ト ・ヨト ・ヨト

Assumption

- Time spent to send a signal is
 - $\bullet \ always \in critical \ path$

A D > A D > A D
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A
 A

Assumption

- Time spent to send a signal is
 - always \in critical path
 - constant

・ロト ・回ト ・目と

문 > 문

Assumption

- Time spent to send a signal is
 - $\bullet \ always \in critical \ path$
 - constant

$$\mathsf{Speedup} = rac{\mathit{Seq} + \mathit{Par}}{\mathit{Seq} + rac{\mathit{Par}}{\mathit{N}} + \mathit{O}}$$

・ロト ・回ト ・目と

문 > 문

Assumption

- Time spent to send a signal is
 - always \in critical path
 - constant

$$\mathsf{Speedup} = rac{\mathsf{Seq} + \mathsf{Par}}{\mathsf{Seq} + rac{\mathsf{Par}}{\mathsf{N}} + \mathsf{O}}$$

where

Overhead

$$O \approx Sig \times S + \left[rac{Bytes}{CPU_{word}}
ight] imes M$$

・ロト ・回ト ・ヨト

표 🛌 표

Assumption

- Time spent to send a signal is
 - always \in critical path
 - constant

$$\mathsf{Speedup} = \frac{\mathit{Seq} + \mathit{Par}}{\mathit{Seq} + \frac{\mathit{Par}}{\mathit{N}} + \mathit{O}}$$

where

Overhead


$$O \approx Sig imes S + \left\lceil rac{Bytes}{CPU_{word}}
ight
ceil imes M$$

Thanks to characteristic of the produced code:

 $Sig = |loop iterations| \times |sequential segments|$

・ロト ・回ト ・ヨト


Propagate parallel code information



・ロト ・回ト ・ヨト ・ヨト

Э


Propagate parallel code information



・ロト ・回ト ・ヨト ・ヨト

Э

Propagate parallel code information




Notice: only max parallel is propagated

・ロト ・回ト ・ヨト

< ∃⇒

Exploit parallel code information




Notice: only max parallel is propagated

・ロト ・回ト ・ヨト

< ∃⇒

Exploit parallel code information




Notice: only max parallel is propagated

イロト イヨト イヨト

< ∃ >

Exploit parallel code information




Notice: only max parallel is propagated

Is this an heuristic?

・ロト ・回ト ・ヨト

< ∃⇒

Loop Selection for 179.art



イロト イヨト イヨト イヨト

Э

- Motivation
- A simple idea
- Single loop parallelization
- Loop selection
- Evaluation
- Conclusion

< 🗗 ►

Platform

- $\bullet~\mbox{Intel}^{\ensuremath{\mathbb{R}}}$ Core $^{\rm TM}$ i7-980X with six cores
 - Each operating at 3.33 GHz, with Turbo Boost disabled
- Three cache levels
 - The first two, 32KB and 256KB, are private to each core
 - All cores share the last level 12MB cache

Platform

- $\bullet~\mbox{Intel}^{\ensuremath{\mathbb{R}}}$ Core $^{\rm TM}$ i7-980X with six cores
 - Each operating at 3.33 GHz, with Turbo Boost disabled
- Three cache levels
 - The first two, 32KB and 256KB, are private to each core
 - All cores share the last level 12MB cache

Benchmarks

C benchmarks from SPEC CPU2000

Platform

- Intel $^{(\!R\!)}$ Core $^{\mathrm{TM}}$ i7-980X with six cores
 - Each operating at 3.33 GHz, with Turbo Boost disabled
- Three cache levels
 - The first two, 32KB and 256KB, are private to each core
 - All cores share the last level 12MB cache

Benchmarks

C benchmarks from SPEC CPU2000

Compiler

- HELIX has been implemented ∈ static compiler ILDJIT
- C benchmarks are first translated to CIL bytecode by GCC4CLI

Platform

- Intel $^{(\!R\!)}$ Core $^{\mathrm{TM}}$ i7-980X with six cores
 - Each operating at 3.33 GHz, with Turbo Boost disabled
- Three cache levels
 - The first two, 32KB and 256KB, are private to each core
 - All cores share the last level 12MB cache

Benchmarks

C benchmarks from SPEC CPU2000

Compiler

- HELIX has been implemented ∈ static compiler ILDJIT
- C benchmarks are first translated to CIL bytecode by GCC4CLI

Evaluation


- The input *train* is used to select loops
- The input *ref* is used to compute the speedups

Speedup Obtained on a Real System

Overall program speedup


≣ >

Overall program speedup



æ


Overall program speedup




Most significant contributions

Simone Campanoni HELIX 22/26


Overall program speedup




Most significant contributions



Overall program speedup



Most significant contributions



Notice: no slowdown

Simone Campanoni HELIX 22/26

Simone Campanoni HELIX 23/26


・ロト ・四ト ・ヨト ・ヨト

æ

Most of the time is spent inside parallel code

문 > 문


Most of the time is spent inside parallel code



・ロト ・回ト ・ヨト

문 🛌 문

Most of the time is spent inside parallel code




 $Loops \in single nesting level is a poor solution$


Simone Campanoni HELIX 23/26

< A >

Most of the time is spent inside parallel code



Loops \in single nesting level is a poor solution



< □ > < □ > < □</p>

э

æ

Simone Campanoni HELIX 23/26

Image: A math the second se

æ

• Significant speedups can be achieved on current hardware

< A >

- Significant speedups can be achieved on current hardware
 - Hardware not designed for this type of execution

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to
 - Successfully identify the most profitable loops

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to
 - Successfully identify the most profitable loops
 - Avoid slowdowns

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to
 - Successfully identify the most profitable loops
 - Avoid slowdowns
 - Reduce delay per signal

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to
 - Successfully identify the most profitable loops
 - Avoid slowdowns
 - Reduce delay per signal

• How the hardware can be designed to improve HELIX code?

- Significant speedups can be achieved on current hardware
 Hardware not designed for this type of execution
- HELIX is able to run both independent and most of dependent code in parallel
- Thanks to the code predictability, HELIX is able to
 - Successfully identify the most profitable loops
 - Avoid slowdowns
 - Reduce delay per signal
- How the hardware can be designed to improve HELIX code?
- What are the limits of HELIX?

Websites

- HELIX
 - http://helix.eecs.harvard.edu
- ILDJIT
 - http://ildjit.sourceforge.net

Email

• xan@eecs.harvard.edu

・ロト ・回ト ・ヨト

< ∃ >

Э

Thanks for your attention!




Image: A match the second s