Publications
From HELIX
(Difference between revisions)
(4 intermediate revisions not shown) | |||
Line 1: | Line 1: | ||
+ | * [[CC2016|Performance Implications of Transient Loop-Carried Data Dependences in Automatically Parallelized Loops]], CC 2016 | ||
+ | |||
+ | * [[CGO2015|HELIX-UP: Relaxing Program Semantics to Unleash Parallelization]], CGO 2015 | ||
+ | |||
+ | * [[PRISM2015|Unified Cache: A Case for Low-Latency Communication]], PRISM 2015 | ||
+ | |||
+ | * [[CPC2015|Limits of Static Dependence Analysis for Automatic Parallelization]], CPC 2015 | ||
+ | |||
* [[ISCA2014|HELIX-RC: An Architecture-Compiler Co-Design for Automatic Parallelization of Irregular Programs]], ISCA 2014 | * [[ISCA2014|HELIX-RC: An Architecture-Compiler Co-Design for Automatic Parallelization of Irregular Programs]], ISCA 2014 | ||
Latest revision as of 22:32, 10 January 2017
- HELIX-RC: An Architecture-Compiler Co-Design for Automatic Parallelization of Irregular Programs, ISCA 2014
- Making the Extraction of Thread-Level Parallelism Mainstream, IEEE Micro 2012